What is claimed is:

1. A method of data access, said method comprising: precharging a first bitline and a second bitline;

5 permitting charge sharing between a capacitance of a memory cell and the precharged first bitline;

biasing the precharged second bitline; and subsequent to said permitting charge sharing, sensing a difference between a potential of the first bitline and a potential of the biased second bitline.

- 2. The method according to claim 1, wherein said biasing includes altering a potential of the second bitline.
- 15 3. The method according to claim 1, wherein said biasing includes reducing a potential of the second bitline.
- The method according to claim 1, wherein sensing a difference between a potential of the first bitline and a
 potential of the second bitline includes amplifying said difference.
- 5. The method according to claim 1, wherein said permitting charge sharing includes applying a potential to 25 a gate of a transistor of the memory cell.
 - 6. The method according to claim 1, wherein said biasing includes applying a potential to a bias capacitor coupled to the second bitline.

30

10

7. A method of data access, said method comprising: selecting a wordline;

asserting a bias signal corresponding to the wordline; and

35 sensing a difference between a potential of a bitline coupled to the wordline and a potential of a reference

bitline,

wherein charge sharing between a memory cell and the bitline occurs as a consequence of said selecting a wordline, and

5 wherein the potential of the reference bitline is altered as a consequence of said asserting a bias signal.

- 8. The method according to claim 7, wherein said asserting a bias signal occurs subsequent to said selecting 10 a wordline.
- 9. The method according to claim 7, wherein said sensing includes sensing a difference between the potential of the bitline and the altered potential of the reference bitline.
 - 10. The method according to claim 7, wherein the potential of the reference bitline is reduced as a consequence of said asserting a bias signal.

20

- 11. A method of data access, said method comprising:
 precharging a first bitline and a second bitline;
 permitting charge sharing between a capacitance of a
 memory cell and the precharged first bitline;
- biasing a selected one of the precharged bitlines; and subsequent to said permitting charge sharing and said biasing, sensing a difference between a potential of the first bitline and a potential of the second bitline.
- 30 12. The method according to claim 11, wherein said biasing includes altering a potential of the selected bitline.
- 13. The method according to claim 11, wherein said 35 biasing includes applying a potential to a bias capacitor coupled to the selected bitline.

- 14. A storage device comprising:
- a precharging circuit configured and arranged to precharge a bitline and a reference bitline;
- a memory cell configured and arranged to share charge with the bitline;
 - a bias circuit configured and arranged to alter a potential of the reference bitline; and
- a sense amplifier configured and arranged to sense a difference between a potential of the bitline and a 10 potential of the reference bitline.
 - 15. The storage device according to claim 14, wherein the memory cell includes a field-effect transistor and a capacitor.

15

- 16. The storage device according to claim 14, wherein the memory cell is coupled to a wordline and is further configured and arranged to share charge with the bitline upon a predetermined alteration in a potential of the wordline.
- 17. The storage device according to claim 14, wherein the bias circuit is configured and arranged to reduce a potential of the reference bitline.

25

20

- 18. The storage device according to claim 14, wherein the bias circuit includes a bias capacitor coupled to the reference bitline.
- 30 19. The storage device according to claim 14, wherein the bias capacitor includes a metal-oxide-semiconductor field-effect transistor having a low threshold voltage.
- 20. The storage device according to claim 19, wherein 35 a magnitude of the threshold voltage of the metal-oxide-semiconductor field-effect transistor is less than three

hundred millivolts.

21. The storage device according to claim 14, wherein the bias capacitor includes an n-channel metal-oxide-5 semiconductor field-effect transistor having a low threshold voltage.

- 22. The storage device according to claim 21, wherein a magnitude of the threshold voltage of the metal-oxide10 semiconductor field-effect transistor is less than three hundred millivolts.
 - 23. The storage device according to claim 14, further comprising:
- a second memory cell configured and arranged to share charge with the bitline;
 - a first isolation circuit configured and arranged to isolate the memory cell from the sense amplifier; and
- a second isolation circuit configured and arranged to 20 isolate the second memory cell from the sense amplifier.